Application Note THAN0084\_Rev.3.20\_E

# THC63LVD1027/THC63LVD1027D Application Note

# Mode setting, System Diagram and PCB Design Guide

Date	Revision	Contents	
2008/12/03	Rev.1.00_E	New created	
2010/03/03	Rev.1.10_E	0_E Caution for LVDS line connection is added	
2010/03/11	Rev.1.20_E	ev.1.20_E Some descriptions are altered.	
2010/06/07	Rev.1.30_E	Some descriptions are altered.	
2011/09/13	Rev.1.40_E	Some descriptions are altered.	
2013/11/07	Rev.3.00_E	Some descriptions are altered.	
2016/07/07	Rev.3.10_E	4.7nF capacitor is supposed to be placed on VDD.	
2020/06/07	Rev.3.20_E	Modified for THC63LVD1027D	

## Contents

1.Mode Setting	P.3
2.Signal Flow for Each Setting	P.3
3.Output Control / Fail Safe	P.4
4.Example of System Diagram	P.5
5.Note	P.9
6.PCB Design Guide Line	P.11

## 1. Mode Setting

	RCLK2+/-	MODE1	MODE0
Input/Output		(Input mode)	(Output mode)
Inpu/Output		H: Single	H: Single
		L: Dual	L: Dual
Dual-In/Dual-Out	CLK in	L	L
(Fig.2-1, 3-1)	(Fig.2-1, 3-1)		L
Distribution	Hi-z	L	L
(Fig.2-2, 3-2)	ПІ-Z	L	L
Single-In/Dual-Out	Hi-z	Н	L
(Fig.2-3, 3-3)	111-2	11	L
Dual-In/Single-Out	CLK in	L	Н
(Fig.2-4, 3-4)			п
Reserved		Н	Н

## 2. Signal Flow for Each Setting




Fig2-3

Fig2-4

## 3. Output Control / Fail Safe


THC63LVD1027/THC63LVD1027D("THC63LVD1027(D)") has a function to control output depending on LVDS input condition.

PD	RCLK1+/-	RCLK2+/-	Output
L	*	*	All Hi-z
Н	Hi-z	*	All Hi-z
Н	CLK in	CLK in	Refer to <u>p.3 Mode Setting</u> #
Н	CLK in	Hi-z	Refer to <u>p.3 Mode Setting</u> #

\* : Don't care


# : If a particular input data pair is Hi-z, the corresponding output data become L according to LVDS DC spec.

For fail-safe purpose, all LVDS input pins are connected to VDD via resistance for detecting state of Hi-z.



### 4. Example of System Diagram

## 4.1) Dual-In/Dual-Out (LVDS Input: 20~100MHz)




\*1 Connect each PCB GND with low impedance cable.

\*2 Select the suitable value for the system.

Fig3-1

\*3 Place de-coupling capacitors (0.1uF for all and parallel 4.7nF for Pin36/61) close to each VDD pin one by one

# 4.2) Distribution (LVDS Input: 20~100MHz)



\*1 Connect each PCB GND with low impedance cable.


- \*2 Select the suitable value for the system.
- \*3 Supply voltage of THC63LVD104C is 3.3V(Typ).

#### Fig3-2

\*4 Place de-coupling capacitors (0.1uF for all and parallel 4.7nF for Pin36/61) close to each VDD pin one by one.

**THine**<sup>®</sup>

# 4.3) Single-In/Dual-Out (LVDS Input: 40~135MHz)



\*1 Connect each PCB GND with low impedance cable.


\*2 Select the suitable value for the system.

Fig3-3

\*3 Place de-coupling capacitors (0.1uF for all and parallel 4.7nF for Pin36/61) close to each VDD pin one by one

**THine**<sup>®</sup>

## 4.4) Dual-In/Single-Out (LVDS Input: 20~50MHz)



\*1 Connect each PCB GND with low impedance cable.

\*2 Select the suitable value for the system.

Fig3-4

\*3 Place de-coupling capacitors (0.1uF for all and parallel 4.7nF for Pin36/61) close to each VDD pin one by one


#### 5. Note

#### 5.1)LVDS input pin connection

When LVDS line is not drived from the previous device, the line is pulled up to 3.3V internally in THC63LVD1027(D). This can cause violation of absolute maximum ratings to the previous LVDS Tx device whose operating condition is lower voltage power supply than 3.3V. This phenomenon may happen at power on phase of the whole system including THC63LVD1027(D). One solution for this problem is PD=L control during no LVDS input period because pull-up resistors are cut off at power down state.

If this situation is not avoidable and PD=L is hard to apply, there still is several remedy; therefore please contact to

mspsupport@thine.co.jp (for FAE mailing list)



#### 5.2)Power On Sequence

Don't input RCLK#+/- before THC63LVD1027(D) is on in order to keep absolute maximum ratings. If it is not avoidable, please contact to

```
mspsupport@thine.co.jp (for FAE mailing list)
```

#### 5.3)Cable Connection and Disconnection

Don't connect and disconnect the LVDS cable, when the power is supplied to the system.

#### 5.4)GND Connection


Connect the each GND of the PCB which Transmitter, Receiver and THC63LVD1027(D) on it. It is better for EMI reduction to place GND cable as close to LVDS cable as possible.

#### 5.5)De-coupling capacitor

THC63LVD1027(D) requires appropriate de-coupling capacitor placement on VDD. Especially, VDD pin 36 and pin 61 requires 0.1uF and 4.7nF capacitor parallel placement close to IC pins.

## 5.6)Multi Drop Connection


Multiple counterpart use such as following systems are not recommended.



#### 5.7)Asynchronous use


Asynchronous use such as following systems are not recommended. If it is not avoidable, please check if <u>datasheet p.11 tCK12</u> spec can be kept or not and more further, please contact to

mspsupport@thine.co.jp (for FAE mailing list)



Asynchronous use such as following systems are not recommended. If it is not avoidable, please contact to

mspsupport@thine.co.jp (for FAE mailing list)




## 6. PCB Design Guide Line

#### General Guideline

- Use 4 layer PCB (minimum).
- Locate by-pass capacitors close to the device pins to a maximum extent.
- Make the loop minimum which is consist of Power line and Gnd line
- Use large Gnd plane
- Separate VDD power supply for each block via ferrite bead

## LVDS Traces

- Interconnecting media between Transmitter and Receiver (i.e. PCB trace, connector, and cable) should be well balanced.(Keep all these differential impedance and the length of media as same as possible.).
- Minimize the distance between traces of a pair (S1) to maximize common mode rejection. See following figure.
- Place adjacent LVDS trace pair at least twice (>2 x S1) as far away as possible.
- Avoid 90 degree bends and sharp angles.
- Minimize the number of VIA on LVDS traces.
- Match impedance of PCB trace, connector, media (cable) and termination to minimize reflections (emissions) for cabled applications (typically 100ohm differential mode characteristic impedance).
- Place terminal resister close to the Receiver pins to a maximum extent.
- To plase common mode choke coil is desired for EMI reduction.



#### Notices and Requests

1. The product specifications described in this material are subject to change without prior notice.

2. The circuit diagrams described in this material are examples of the application which may not always apply to the customer's design. Thine Electronics, Inc. ("Thine") is not responsible for possible errors and omissions in this material. Please note even if errors or omissions should be found in this material, Thine may not be able to correct them immediately.

3. This material contains THine's copyright, know-how or other proprietary. Copying or disclosing to third parties the contents of this material without THine's prior permission is prohibited.

4. Note that if infringement of any third party's industrial ownership should occur by using this product, THine will be exempted from the responsibility unless it directly relates to the production process or functions of the product.

5. Product Application

5.1 Application of this product is intended for and limited to the following applications: audio-video device, office automation device, communication device, consumer electronics, smartphone, feature phone, and amusement machine device. This product must not be used for applications that require extremely high-reliability/safety such as aerospace device, traffic device, transportation device, nuclear power control device, combustion chamber device, medical device related to critical care, or any kind of safety device.

5.2 This product is not intended to be used as an automotive part, unless the product is specified as a product conforming to the demands and specifications of IATF16949 ("the Specified Product") in this data sheet. Thine accepts no liability whatsoever for any product other than the Specified Product for it not conforming to the aforementioned demands and specifications.

5.3 THine accepts liability for demands and specifications of the Specified Product only to the extent that the user and THine have been previously and explicitly agreed to each other.

6. Despite our utmost efforts to improve the quality and reliability of the product, faults will occur with a certain small probability, which is inevitable to a semi-conductor product. Therefore, you are encouraged to have sufficiently redundant or error preventive design applied to the use of the product so as not to have our product cause any social or public damage.

7. Please note that this product is not designed to be radiation-proof.

8. Testing and other quality control techniques are used to this product to the extent THine deems necessary to support warranty for performance of this product. Except where mandated by applicable law or deemed necessary by THine based on the user's request, testing of all functions and performance of the product is not necessarily performed.

9. Customers are asked, if required, to judge by themselves if this product falls under the category of strategic goods under the Foreign Exchange and Foreign Trade Act.

10. The product or peripheral parts may be damaged by a surge in voltage over the absolute maximum ratings or malfunction, if pins of the product are shorted by such as foreign substance. The damages may cause a smoking and ignition. Therefore, you are encouraged to implement safety measures by adding protection devices, such as fuses.

*THine Electronics, Inc.* https://www.thine.co.jp